



SystemC co-simulation for functional verification

➤ Sonics, networks-on-chip & transaction level models

- Sonics is an IP provider of highly-configurable, high-performance Networks-on-Chip (NoC)
- SystemC IP models since 2005
 - *performance modeling and functional verification*
 - *TLM-2.0 models with OCP/AXI sockets since 2010*
- The primary reasons for this IP investment are two-fold:
 - *architectural executable for performance/complexity trade-offs*
 - *provide customers a fast model to validate performance on realistic traffic scenarios*
 - explore configuration and topologies against application goals (bandwidth/latency)
 - coupled with a powerful scenario traffic generation tool and analysis

SystemC TLM model as architectural executable


- New features and enhancements can be prototyped and measured for performance
 - *Transfer functions*
 - *Arbitration algorithms, QoS*
 - *Buffer sizing*
- Allows Sonics architects to foresee more scenarios
- Easier platform to test architectural features
 - *Less integration required than RTL*
 - *Especially with configurable hardware, prototyping can be done before all necessary “derivation” needed to integrate a system in RTL*
 - *Can operate against TLM-based behavioral models rather than a UVM testbench*

> Cycle accurate TLM models

- In a NoC, micro-architecture subtleties can noticeably affect performance characteristics.
 - *unexpected “dead” cycles can be costly depending on use cases*
 - *breadth of configuration space requires self-checking*
- While other cores in the SoC can be modeled approximately, the interconnect performance is too central to give up accuracy
- For that reason, all SystemC TLM models of Sonics IP are designed cycle-accurately with the intended RTL.
- While modeling at that level presents its challenges, it also gives a unique opportunity to leverage the model for RTL verification.
 - *dolve some inherently difficult verification problems*
 - bubbles and QoS issues that a typical UVM scoreboard does not look for
 - clock gating, power-down state, auto wake-up

> TLM Layers

- > We are here!
Several terms have been coined
 - *TL1 (ocp-ip)*
 - *CT (Accellera)*
 - cycle-timed
- > With thoughtful design, most of the code can be shared from higher abstraction levels



Source: Tech Design Forums

<http://www.techdesignforums.com/practice/technique/how-to-create-adaptors-between-modeling-abstraction-levels>

What is Cycle-accurate or Cycle-timed or TL1 or ...

- It has one (or more) clock ports (`sc_in_clk`)
- It models the protocol of each interface at the “Phase” level
 - *What is a phase? (some examples)*
 - Request/data handshake/response for OCP
 - Address Read for AXI (AR* signals from ARVALID=1 to ARVALID&&ARREADY=1)
 - *Model every phase of every transfer of every transaction*
 - By protocol start and time of each phase are unambiguous
 - Models the start and end of each phase in the same cycle as it would occur in hardware
- What is TL0?
 - *A model with interfaces at the pin level*
 - *Each pin is represented by a systemc port (`sc_port`)*
 - *`sc_port` templated with a data type mappable in a simulator to a verilog signal*

Transaction recording

- IP modules record customized Performance Data
 - *protocol related phases (AXI 5 channels)*
 - *buffer occupancy*
 - *arbitration state*
- Used to gather performance data and find bottlenecks
- Using SCV transactions
 - *custom structure recorder with begin/end time*
 - begin_transaction/end_transaction
 - *custom back end recorder*
 - sqlite
 - text
 - Novas fsdb
 - sdi2 – visible in Simvision, during simulation. Live!

➤ RTL/SystemC co-simulation with Incisive

- Sonics benefits from the multi-language capabilities of the Incisive Simulator
 - *Fully integrated SystemC/RTL*
 - *SystemC Debug facilities*
- Configurability puts focus on automatic generation
 - *SystemC models are self-configured at elaboration time*
 - *Automatic generation/connectivity with variable port lists*
- Run-time checking with protocol-aware SVA equivalence checker (EC)

Design Browser with mixed RTL/SystemC

The screenshot shows the Cadence Design Browser interface. The main window displays a design hierarchy under the scope 'All Available Data'. The hierarchy is as follows:

- d_resp_pmltrans
 - iahaxi (circled in red)
 - configregs
 - configure
 - req
 - req_pml_cov
 - reset
 - resp
 - resp_pml_cov
 - iahaxi_checker (circled in red)
 - configure
 - iahaxi_checker_iahaxichecker_agc_auto_gate_controlec
 - iahaxi_checker_iahaxichecker_axi_axiec
 - iahaxi_checker_iahaxichecker_c_reg_req_pml_pmlc
 - iahaxi_checker_iahaxichecker_c_reg_resp_pml_pmlc
 - iahaxi_checker_iahaxichecker_c_req_pml_pmlc
 - iahaxi_checker_iahaxichecker_c_resp_pml_pmlc
 - iahaxi_checker_iahaxichecker_d_reg_req_pml_pmlc
 - iahaxi_checker_iahaxichecker_d_reg_resp_pml_pmlc
 - iahaxi_checker_iahaxichecker_d_req_pml_pmlc
 - iahaxi_checker_iahaxichecker_d_resp_pml_pmlc
 - iahaxi_t10 (green icon)
 - iahaxi_t10
 - axi_t10t11
 - aximon
 - pml_t10t11
 - pmlmon
 - pmlreg_t10t11


Annotations with arrows point to:

- the DUT (pointing to the **iahaxi** node)
- the Checker (pointing to the **iahaxi_checker** node)
- green: systemc (pointing to the **iahaxi_t10** node)

The right-hand pane shows a list of objects and their values. The selected object is **axi_araddr_i** with a value of **'d 0**.

Name	Value
agc_active_o	1
agc_wakeup_o	1
axi_araddr_i	'd 0
axi_arburst_i	'd 0
axi_arcache_i	'd 0
axi_and_i	'd 0
axi_arlen_i	'd 0
axi_arlock_i	'd 0
axi_arprot_i	'd 0
axi_arready_o	0
axi_arregion_i	'd 0
axi_arsize_i	'd 0
axi_aruser_i	'd 0
axi_arvalid_i	0
axi_awaddr_i	'd 0
axi_awburst_i	'd 0
axi_awcache_i	'd 0
axi_awid_i	'd 0
axi_awlen_i	'd 0
axi_awlock_i	'd 0
axi_awprot_i	'd 0
axi_awready_o	0
axi_awregion_i	'd 0
axi_awsz_i	'd 0
axi_awuser_i	'd 0
axi_awvalid_i	0
axi_bid_o	'd 0
axi_bready_i	0
axi_bresp_o	'd 0
axi_bvalid_o	0
axi_rdata_o	'd 0
axi_rid_o	'd 0
axi_rlast_o	0
axi_rready_i	0

SystemC-based Unit Reference Checker and Unit Test Bench Environment




Co-simulation flow highlights

- EC checks all signals when relevant to protocol
 - *aware of each protocol phase*

- SystemC runs on ungated clock
 - *allows to check RTL fine-grained clock gating*
 - *coarse-grained clock request signal is checked at each cycle by an EC*


- Each unit (component) of the IP is verified against its model
 - *fully cycle accurate across range of configuration options*
 - *units are assembled structurally into a SystemC model of the full IP*
 - *NoC model cycle accurate by construction*

Design – phase detection




- > Protocol knowledge
- *Understand what starts/ends a phase*
 - MCmd
 - SCmdAccept
 - SResp
 - MRespAccept

 Beginning Cycle of Phase

 Ending Cycle of Phase

Mixed Waveform: signals + transactions



Transaction Debug

- Transactions visible alongside verilog
- Transaction ID stored on each record
 - *break out attributes on the waveform*
- Greatly simplifies debug
 - *especially when IP/protocols support out of order responses*
 - *can record parent/child relationship*
 - visible with Transaction Explorer

Transaction Explorer

Attribute	Value
SonicsAxiAr.ARADDR	0x0000000353C28675
SonicsAxiAr.ARBARRIER	0b0
SonicsAxiAr.ARBURST	Sonics::AXI_BURST_FIXED
SonicsAxiAr.ARCACHE	0x0000000E
SonicsAxiAr.ARDOMAIN	0x00000000
SonicsAxiAr.ARID	0x00000018
SonicsAxiAr.ARLLEN	0x00000005
SonicsAxiAr.ARLOCK	Sonics::AXI_LOCK_NORMAL
SonicsAxiAr.ARPROT	0x00000005
SonicsAxiAr.ARQOS	0x00000000
SonicsAxiAr.ARREGION	0x00000002
SonicsAxiAr.ARSIZE	0x00000002
SonicsAxiAr.ARSNOOP	0x00000000
SonicsAxiAr.ARUSER	0x000000000079736F
SonicsAxiAr.TrHandle	0x0000000000000032

700,000ps

stim.iah.irr 0000000353c2 \v= 'h00000002

stim.iah.irr 00000002ff8d67 \so= 'h00000000

50 52

14_290_159_2 12_877_391_71

0

14 3

24 31

5 7

4 5 0

1 1

23 9 28

Incisive specific setup

➤ “global” functions can be inserted by inheriting *ncsc_global_functions*

- *set time resolution*
 - Important to have *systemc* resolution matching the simulator
- *set up tracing*
 - *dlopen libtbsc.so*
 - Call *tb_tr_sdi_init()*

```
#ifdef NC_SYSTEMC
namespace Sonics {

// this is a hook provided by Cadence to do global set up in our co-sim library
// I don't know of a similar hook in MTI
class NcscGlobalDefs : public ncsc_global_functions
{
public:
    void startup() {

        // by default the systemc resolution is 1 ps. The following retrieves the
        // time precision (timescale X/X -> 2nd argument) from the VPI and uses it
        // to force the systemc resolution to match the verilog co-simulation
        if ( ncsc_in_simulator() ) {
            int resExponent = vpi_get( vpiTimePrecision , 0 );
            double resolution = pow( 10, resExponent );
            sc_set_time_resolution( resolution, SC_SEC );
        }

        // the following interprets custom arguments passed to us through
        // the -systemc_args option of irun
        char** argv = const_cast<char**>( sc_argv() );
        for ( int i=0; i < sc_argc(); ++i ) {
            // enable performance analysis, using the SDI entry point for
            // Cadence
            if ( strcmp( argv[i], "--perfmon" ) == 0 ) {
                const std::string entryPoint = "tb_tr_sdi_init";
                const std::string entryPointLib = "libtbsc.so";
                const std::string libPath = entryPointLib;
                SonicsPI2::getSonicsPIPlatform()->setEntryPoint(entryPoint);
                SonicsPI2::getSonicsPIPlatform()->setEntryPointLibrary(entryPointLib);
                SonicsPI2::getSonicsPIPlatform()->setLibraryName(libPath);
                SonicsPI2::setFormat("custom");
                SonicsPI2::enableSonicsPI();
            }
        }
    }
};
}

Sonics::NcscGlobalDefs g_SonicsNcscGlobalDefs;
#endif
```


Port Connection


- Binding based on port name
 - *matched during ncelab*
 - *need to bind ports against pre-compiled model*
- 2 approaches
 - *Generate ports dynamically in wrapper*
 - map ports by name with a base proxy class
 - let pre-compiled model interact with port through proxy interface
 - *Use ports with length context at construction time*
 - data type for vectors: `sc_uint_base` for vectors ≤ 32 bits, `sc_bv_base` for larger
 - `sc_length_context` determines width of the next signal

```
sc_length_context context( sc_length_param( 40 ) );
sc_in<sc_bv_base> port; // 40 bit input port
```

> Design – TL0 ports

Use a port proxy

Generic model interacts with API of proxy base class



Generated SystemC Modules

```
iahaxi_t10_iahaxit10.v
//
// Copyright (c) 1999-2015 Sonics, Inc.(R). All
// contains confidential and trade secret materia
// made, use, reproduce, display or perform (publ
// derivative works based on, offer for sale, sel
// disclose, license, sublicense, dispose of and
// solely in accordance with your license agreeem
// you have not agreed to all of the terms and co
// Agreement, you should immediately return this
// to Sonics, Inc., This RTL or portions thereof
// and foreign patent and patent applications.
//
//
// Release 2.3.0
//
`ifdef INCA
module iahaxi_t10_iahaxit10(clk_clk_i, sys_reset
    agc_wakeup_o, axi_awvalid_i, axi
    axi_awready_o, axi_awid_i, axi_aw
    axi_awsize_i, axi_awburst_i, axi
    // some ports deleted for display
    d_reg_resp_pml_m_valid_o, d_reg_r
    (* integer foreign = "SystemC"; *);

input        clk_clk_i;
input        sys_reset_ni;
output       agc_wakeup_o;
input        axi_awvalid_i;
input [44:0] axi_awaddr_i;
input [2:0]  axi_awprot_i;
output       axi_awready_o;
input [4:0]  axi_awid_i;
input [1:0]  axi_awregion_i;
input [3:0]  axi_awlen_i;
input [2:0]  axi_awsize_i;
input [1:0]  axi_awburst_i;
input [1:0]  axi_awlock_i;
input [3:0]  axi_awcache_i;
output       d_reg_resp_pml_m_valid_o;
output [10:0] d_reg_resp_pml_p_payload_o;
endmodule
`endif
u---XEmacs: iahaxi_t10_iahaxit10.v (Verilog)
```

```
iahaxi_t10_iahaxit10.cc
#include "iahaxi_t10_iahaxit10.h"
#include "IChipDM.h"
#include "ScT10Ports.h"

extern sc_module* sonics_make_instance_iahaxi_t10_iahaxit10( const std::string& );

iahaxi_t10_iahaxit10::iahaxit10( sc_module_name name ) :
    sc_module( name )
{
    // create ports and pre-set bindings for iahaxi_t10_iahaxit10_t10
    std::map< std::string, Sonics::InPortProxyBase* >& inPortBundleMap = Sonics::BundleSignalFactory
        < Sonics::InPortProxyBase >::s_externalMap;
    std::map< std::string, Sonics::OutPortProxyBase* >& outPortBundleMap = Sonics::BundleSignalFactory
        < Sonics::OutPortProxyBase >::s_externalMap;
    {
        Sonics::InPortProxy< bool >* p_sys_reset_ni = new Sonics::InPortProxy< bool >( "sys_reset_ni" );
        inPortBundleMap["sys_reset_ni"] = p_sys_reset_ni;
        sys_reset_ni = p_sys_reset_ni;
    }
    {
        Sonics::InPortProxy< bool >* p_clk_clk_i = new Sonics::InPortProxy< bool >( "clk_clk_i" );
        inPortBundleMap["clk_clk_i"] = p_clk_clk_i;
        clk_clk_i = p_clk_clk_i;
    }
    {
        Sonics::InPortProxy< bool >* p_axi_awvalid_i = new Sonics::InPortProxy< bool >( "axi_awvalid_i" );
        inPortBundleMap["axi_awvalid_i"] = p_axi_awvalid_i;
        axi_awvalid_i = p_axi_awvalid_i;
    }
    {
        Sonics::InPortProxy< sc_uint< 45 > >* p_axi_awaddr_i = new Sonics::InPortProxy< sc_uint< 45 > >( "axi_awaddr_i" );
        inPortBundleMap["axi_awaddr_i"] = p_axi_awaddr_i;
        axi_awaddr_i = p_axi_awaddr_i;
    }

    // signals deleted for brevity
    //
    iahaxi_t10_iahaxit10_t10.reset( sonics_make_instance_iahaxi_t10_iahaxit10( basename() ) );
    inPortBundleMap.clear();
    outPortBundleMap.clear();
    end_module();

#ifdef NCSC
    NCSC_MODULE_EXPORT (iahaxi_t10_iahaxit10);
#endif
#ifdef MTI_SYSTEMC
    SC_MODULE_EXPORT (iahaxi_t10_iahaxit10);
#endif

u---XEmacs: iahaxi_t10_iahaxit10.cc (C++ Font Abbrev)---L14--C8--A11
```

Conclusion

- SystemC Model usable in functional verification
 - *Amortize investment in the model*
 - *Facilitates debug*
- Use incisive features
 - *Elaboration time port binding*
 - *SDI transaction recording*
- Caveat
 - *SystemC distribution is not binary compatible with OSCI reference simulator*
 - *Forces to compile all libraries specifically for Cadence*