On-chip Networks Optimize Shared Memory for Multi-core SoCs.

 

screen-shot-2016-11-23-at-10-07-35-pm

Multi-core SoC performance is often dominated by external DRAM access, particularly in digital consumer devices running high quality video and graphics applications. This white paper covers optimization of the on-chip network and memory system to achieve the required system throughput.